Tracking for High Pileup

Markus Elsing

ECFA Preparation Workshop, September 4-5th

Introduction: the Challenge

Pileup during Run-1and Future Expectations

• pileup in 2012 exceeded design

- \rightarrow average pileup up to 35 (1.5 \times design)
- ➡ due 50 *ns* operation during Run-1
- Run-1: good stability of tracking performance vs pileup (ATLAS, CMS)
	- **test with high pileup runs show limitations** when going much further

• expectation for Run-2 and Run-3

- \rightarrow luminosity up to 2-3 \times 10³⁴ cm⁻²s⁻¹
	- pileup of 40 up to 80 (at 25 *ns*)
- ➡ ATLAS and CMS aim for ~1 *kHz* data taking rate
	- allows to keep especially single lepton triggers
- → challenge for physics performance and resource needs for reconstruction, especially for tracking

Tracking at High Pileup ?

•looking even further: HL-LHC

- \rightarrow luminosity 5 \times 10³⁴ cm⁻²s⁻¹ with leveling
- \rightarrow pileup levels ~140-200
- **■** major tracker upgrades in shutdown 2023

•the million dollar question:

- **→ how to reconstruct HL-LHC events within resources ?**
- tracking naturally resource driver for reconstruction (CPU/memory)

• this is not a new question !

- **we knew that tracking at the LHC is going to be a problem**
	- hence: we aim at improving over something that has already been highly optimised
processor technologies are going to change as well
- processor technologies are going to change as well
	- need to rethink some of the design decisions we did
	- will require vectorisation and multi-threading
	- improve data locality (avoid cache misses), etc.

many integrated

Markus Elsing

Run-1 Experience with Pileup

• tracking performance as expected

- **→ both experiments use similar tracking strategy (in silicon)**
	- CPU increases rapidly with μ (combinatorial explosion)
	- big improvements with tracking updates during Run-1
- **■** more robust tracking cuts controls fakes

• primary vertexing

- \rightarrow visible effects of vertex merging at high μ
- \Rightarrow Σ p_T based vertex tagging less and less optimal (see MC)

Markus Elsing

>20 GeV

• tracking as a tool for pileup control

■ e.g. pileup jet tagging (JVF and variants of it) \rightarrow CMS jets, $\not{\!\textsf{L}}$ and t based on particle flow

Preparing for Run-2 in current Long Shutdown (LS-1)

Computing Constraints for Run-2

• unlike Run-1, our computing resources will be limited !

- **assumption is we stay with a constant computing budget**
- **■** interplay of technology advancement, market price and needed replacements

- motivation for LS1 software upgrades
	- → ensure Tier-0 can process 1kHz trigger rate, required to keep single lepton triggers
	- **→ optimise disk usage (see new Analysis Model)**
	- "soften" disk and CPU limits on Monte Carlo statistics

• focus here on preparation of tracking for 40 pileup

Tracking Developments towards Run-2

- \overline{c} exa TOCUS O strategy to improve CURRENT algorithms •ATLAS and CMS focus on technology and
	- → improve software technology, including:
		- simplify EDM design to be less OO ("hip" 10 years ago)
		- (CMS was already using SMatrix) • ATLAS migrated to Eigen - faster vector+matrix algebra
		- vectorised trigonometric functions (CMS: VDT or ATLAS: intel math lib)
		- Similar tests
• work on CPU hot spots (e.g. ATLAS replaced F90 by C++ for B-field service)
	- ➡ tune reconstruction strategy (very similar in ATLAS and CMS):

	→ tune reconstruction strategy (very similar in ATLAS and CMS):
		- optimise iterative track finding strategy for 40 pileup
		- ATLAS modified track seeding to explore 4th Pixel layer
		- CMS added cluster-shape flter against out-of-time pileup

• hence, mix of SIMD and algorithm tuning

→ CMS made their tracking as well thread-safe

Tuning the Tracking Strategy

• optimal seeding strategy depends on level of pileup (ATLAS)

■ fraction of seeds to give a good track candidate:

• hence start with SSS at 40 pileup !

 \rightarrow further increase good seed fraction using 4th hit

• takes benefit from new Insertable B-Layer (IBL)

• final ATLAS Run-2 seeding strategy m ¹ in m

→ significant speedup at 40 pileup (and 25 *nsec*) \mathbf{r} is the set

4 layer CMS Pixel Upgrade for 2017

RAW-> ESD Reconstruction time @ 14 TeV

Overall CPU Improvements

• result of ATLAS LS1 tracking upgrade

- **■** compare to Run-1 behaviour shown before
- touched more than 1000 packages !
- **■** technical and strategy improvements for 40 pileup

• ATLAS reports factor 3 in CPU time

(for tracking a factor 4) _

- \rightarrow benchmark releases using tt (14 TeV, μ=40):
	- 17.2.7.9-32bit is the 2012 Tier-0 release
	- 19.0.3.3 fully optimised for 8 *TeV*
	- 19.1.1.1. has setup for 13 *TeV* @ 40 pileup
- **→ 250 HS06/event within reach** (CPU budget for 1 *kHz* @ Tier-0)

•CMS reports factor 2 in CPU

- **→ on top of what was achieved 2011/12**
- **→ as well within 1 kHz Tier-0 budget**

What is coming next ?

Pixel Upgrades - Performance pieces the average tracking effects were determined for a number of scenarios and shown \overline{E} $^{0.25}$ F in Table 2.3. Comparing the efficiencies at zero pileup with and without the dynamic ROC data loss expected for 2 ⇥ 1034 cm2s¹ (25 ns crossing time), the dynamic data losses cause a only $\overline{16.0}$ and $\overline{17.0}$ with the current pixel detector. However, $\overline{17.0}$ and $\overline{17.0}$ $p_{\overline{a}}$ efficiencies were determined for a number of scenarios and shown \overline{a} and shown and sh ival Ingrades Dorformance 5 lyci opylaues - Lei Ioniigiice da 3.5% (4.0%) loss of tracking efficiency for muons (*t*¯*t*) with the current pixel detector. However

- aim is to mitigate effects of Run-2/3 pileup $\frac{1}{2}$ exted to the dynamic details in $\frac{1}{2}$. $\frac{1}{2}$ With is to littly alt the use of numeric piltup \blacksquare expected loss in efficiency due to the dynamic data loss increases to 8.6% (5.2%) for muons (*t*¯*t*). alm is to mitigate effects of Kun-2/3 pileup
	- \rightarrow ATLAS: IBL for 2015, CMS: new 4 layer Pixels for 2017 ATLAJ. <u>IDL</u> IVI efficiency is less than $\frac{1}{2}$ or the track face rate is the track face rate is the track face rate is hardly affected by the track face rate is hardly affected by the track face rate is hardly affected by the track fa \rightarrow AILAS: IDL IC
	- both experiments add low mass Pixel layer close to beam
	- improves impact parameter resolution \bullet improves impact parameter resolution \bullet
	- **→** additional hit to reduce fakes and/or improve efficiency the ROC data loss was not implemented show that the pileup conditions for 2 ⇥ 1034 cm2s¹ additional nit to reduce rakes and/or improve emiciency $\begin{bmatrix} \frac{\alpha}{2} \\ \frac{\beta}{2} \end{bmatrix}$ the ROC data loss was not implemented show that the pileup conditions for 2 ⇥ 1034 cm2s¹ \rightarrow additional hit to reduce fakes and/or improve efficiency $\qquad \frac{3}{2}$
	- and use 4th layer in seeding to reduce CPU and use 4th layer in seeding to reduce CPU that α reduces this loss in the second of than half to $\frac{1}{5}$, $\frac{700}{5}$ \bullet and use 4th layer in seeding to reduce CPU that reduces the reduces of the second to 1.2 and decreases and decreases ($\frac{1}{5}$

• significant improvements on b-tagging gnificant improvements on **b**-tagging and $\frac{18}{2}$ $\frac{30}{40}$ $\sum_{i=1}^{n}$ significant improvements on **b**-tagging and $\ddot{}$ (25 ns crossing time), the loss in tracking efficiency for the current detector is 15.9% (9.9%) for

CMS CERN EUROPEAN LABORATORY FOR PARTICLE PHYSICS \rightarrow at 50 pileup both experiments recover b-tagging $\frac{12}{5}$ $\frac{300}{5}$ performance like without pileup, or even improve upon it $\frac{1}{5}$ 20 performance the without pileup, or even improve upon it $\frac{18}{20}$ in (1.5%) for muons (*t*¯*t*). Although this is not catastrophic, the degradation is worse than linear performance the without pileup, or even improve upon it $\frac{18}{10}$

FOR THE PIXEL DETECTOR UPGRADE

Markus Elsing

Average Pileup

Hardware based Tracking ?

• current ATLAS trigger chain

- ➡ Level-1: hardware based (~50 *kHz*)
- Level-2: software based with RoI access to data (~5 *kHz*)
- ➡ Event Filter: software trigger (~500 *Hz*)

• ATLAS installs FTK during Run-2

- **► hardware track reconstruction for Level-2 Trigger**
	- associative memory (AM) chips to find patterns
	- FPGA based track parameter estimation
	- "Hit Worrier" (HW) to remove fakes
- slice installed for 2015, full coverage in 2016
	- will replace software based Level-2 tracking in ATLAS
- ➡ full event track reconstruction at latency of ~ 100 μ*s*
	- fast track confrmation of Level-1 triggers
	- · particle flow like tau tagging
	- fast b-jet tagging

ERI:

- pileup corrections for jets and missing ET
- **excellent performance for Level-2 purposes**
	- track efficiency is 90-95% w.r.t. offline
	- track reft using full ftter recovers offline resolution

impact parameter FTK+refit vs offline

d0 [mm]

Markus Elsing

Inner Tracker Upgrades for HL-LHC

•CMS Inner Tracker

- **→ Strip tracker replacement**
	- several layouts under consideration
	- short strips in *R*ϕ, macro-pixels in *^z*
- \rightarrow Level-1 track trigger with high p_T stubs
	- correlate 2 sensors, threshold~ *2 GeV*
	- pattern in FPGA or AM chips, FPGA fit
- \rightarrow Pixels: extend *η* coverage to 4 (!)

•ATLAS Inner Tracker

 $\bar{\ }$

Processor Technology looking for something do do: • Vector registers

• Moore's law is still alive $\overline{\mathbf{u}}$ \mathbf{v}

- → number of transistors doubles every 2 years
- \rightarrow lots of transistors looking for something to do: the theoretical performance of a pe
	- vector registers
	- out of order execution • But hard to achieve this
	- multiple cores
	- hyper threading
- **■** increase theoretical performance of processors
	- hard to achieve this performance with HEP applications

• taking benefit from vector registers (SIMD) re ans performance with the appreadors.
St from vactor radictors (SIMD

→ LS1: Eigen and Intel math lib used in ATLAS, VDT in CMS used in ATLA

• many-core processors, including GPGPUs
 \bullet many-core processors, including GPGPUs

- **→ e.g. NVidia Tesla, Intel Xenon Phi**
	- one sees them in High Performance Computing (HPC) itel xenon Phi
I High Performance Computing (H
- **→ lots of cores with less memory** ess memory
ATOM processors with

• same for Anivi of Arolyi processors with small life
• need to parallelise applications (multi-threading)

Massively parallel Tracking ?

- ATLAS/CMS tracking strategy is for early rejection

The Constitute tracking avoid combinatorial avorhand as much as possible L eav is for early rejection improvement campaign and is optimized in this paper. size along the *z* axis and *d*⁰ and *z*⁰ are the transverse (i.e. in the *xy* plane) and longitudinal
	- **→ iterative tracking: avoid combinatorial overhead as much as possible!** with respect to the seeding topology and the final quality cuts. In the final quality cuts. In the final quality cuts. In the final quality cuts
		- early rejection requires strategic candidate processing and hit removal ndate processing and nit removal
	- → not a heavily parallel approach, it is a SEQUENTIAL approach ! 2 triplet pixel of the control of t
2 triplet pixel of the control of t

• implications for making it massively parallel? \mathbf{f} and \mathbf{f} and \mathbf{f} and \mathbf{f} and \mathbf{f} ssively parallel : which is a contract of \mathcal{S}

➡ Armdahl's law at work:

$$
Time_{\parallel} = Para / N + Seq
$$

→ iterative tracking: small parallel part Para, heavy on sequential Seq ira, neavy on sequential seq

• hence, if we want to gain by a large N threads, we need to reduce Seq Tripleads, we need to reduce 5eq. The account of the \sim

• CMS study: run combinatorial filter in parallel for seeds 1 filtor in narallal for coode a triplet in parallel for secus

- → find compromise on early rejection, but still limit combinatorial overhead it suil iimit combinatorial overnead
	- as a result, one spends somewhat more CPU, main gain is in memory

promising if one uses additional processing power that otherwise would not be usable (many core processors) or if latency is the main issue (trigger)

Markus Elsing

Tracking Algorithms for High Pileup

• alternative tracking techniques for parallelisation?

→ CMS investigated using Hough Transforms, limited by multiple scattering

• tracking according to physics needs?

- **→ idea: run different tracking inside/outside Region-of-Interest**
	- best possible tracking for signal event or region
	- faster, approximate tracking on pileup and underlying event (extreme: truth guided tracking on MC to avoid pattern overhead)
- experiments already started doing this in Run-1!
	- CMS runs tracking passes to recover efficiency for muons
	- ATLAS runs brem. recovery for tracks pointing to EM clusters
- \rightarrow and for Run-2
	- ATLAS regional tracking for photon conversions
	- both experiments are working on dedicated tracking in jets

•future ATLAS simulation

- ➡ Integrated Simulation Framework (ISF)
	- fast and full simulation for different parts of an event
	- matches tracking in regions
	-

Region-of-

Interest

Summary and Outlook

• excellent tracking performance during Run-1

- **→ ATLAS and CMS use very similar (silicon) tracking techniques**
	- both experiments optimised technical performance and strategy in LS1
- **experiments ready to meet performance and CPU requirements for Run-2**

• Pixel upgrades will further mitigate effects of pileup

→ ATLAS will as well deploy FTK as hardware tracking for Level-2 Trigger

• evolution of processor technology towards many-core

- **■** need to parallelise tracking to take benefit
- **R&D on algorithms, especially on tracking on GPUs**

• algorithm developments for very high pileup

- **experiments introduced already specialised tracking in Regions-of-Interest**
- **→** forum to discuss algorithm developments across experiments is lacking
- proposal to organise dedicated workshop(s) in Vienna (?)

• biggest concern (as usual in software) is manpower

LHC schedule approved by CERN management and LHC experiments spokespersons and technical coordinators (December 2013)

Markus Elsing 20 C.Gemme, LHCP

Expected Tracking Performance vs Pileup **Backup Slide**

• affects on tracking in current detector

- **→ pileup affects physics performance if reconstruction unchanged**
	- adjusting track selection allows to mitigate effects
- ➡ studied extensively even pre-data taking (see plots)

\bullet current tracker ok until \sim 100 pileup

■ no effects on efficiencies or resolutions

Tracking Efficiency

Tracking I

Efficiency

■ control fakes and fake impact offsets with tracking cuts

800

ATLAS TRT Performance at High Pileup

• TRT is designed for high occupancy

- **tracking uses precision hits (leading edge)**
	- hit precision not much affected by pileup
	- some shadowing of at very high $<\mu>$
- use trailing edge to establish validity gate against out of time pileup

•fraction of silicon tracks extended into TRT quite stable

Markus Elsing

Tuning that are Seeching Strategy ! first (global) **pattern recognition**,

finding hits associated to one track

• the track finding algorithm

- ▶ tra find seedsfrom combination of 3 hits parasearch using hough transform
	- ➡ build **road** along the likely trajectory

➡ run **combinatorial Kalman Filter** for a seed

- ! more difficult with noise and hits from full **exploration** of all possible candidates secoupdate trajectory with hits at each layer
	- take material effects into account

I presibility of fakting ambitotion •iterative seeding approach (Run-1)

- **■** seeds are worked on in an ordered list
- ▶ in modernith 3 Pixels, 2 Pixel+Strip, 3 Strips
	- classical picture does not work ➡ bookkeeping layer:
		- issical proture goes not work
• hits from good candidates removed
vmore
	- anymore
build next seed ONLY from left over hits
	- **sequential seed finding to avoid combinatorial explosion**
- $\bullet\,$ Unlike in the animation, tracks are found for one-after-the-other $\,$ • unlike in the animation, tracks are found for one-after-the-other
	- hence, the ordering matters $\ddot{=}$ (especially sorting in p_T bins)

The CMS tracking relies on iterations (steps) of the tracking procedure; each step works on the remaining not-yet-associated hits and is optimized with respect to the seeding topology and to the final quality cuts. the reconstruction in the reconstruction in the represented in the paper of $\frac{1}{2}$ size along the *z* axis and *d*⁰ and *z*⁰ are the transverse (i.e. in the *xy* plane) and longitudinal with respect to the seed The CMS tracking relies on iterations (steps) of the tracking procedure; ach step works on the remaining not-yet-associated hits and is optimi vith respect to the seeding topo the stan works on the remaining not-vet-associated hits and is optimized $r = \frac{1}{2}$ is the correction of $\frac{1}{2}$ is the CMSS $\frac{1}{2}$ caption $\frac{1}{2}$; see the $\frac{1}{2}$ caption for symbols $\frac{1}{2}$; see table $\frac{1}{2}$; such symbols $\frac{1}{2}$; such symbols $\frac{1}{2}$; such symbols $\frac{1}{$ definitions.
The final set of the final set of the set of
Set of the set of the

Iterative tracking in 2012 (CMSSW 52x) / In bold the changes with respect to 44x

ATLAS Inner Detector

• optimised for 24 pileup events

Backup Slide $6.2m$ $2.1m \triangleleft$ Barrel semiconductor tracker detectors **Barrel transition radiation tracker** End-cap transition radiation tracker End-cap semiconductor tracker

•barrel track passes:

- \rightarrow ~36 TRT 4mm straws
- **→ 4x2 Si strips on stereo** modules12cm x 80 mm, 285mm thick
- **→ 3 pixel layers, 250mm** thick

CMS Tracker

• largest silicon tracker ever built t silicon trac

- **→ Pixels:** 66M channels, 100x150 μm² Pixel
- **→ Si-Strip detector:** ~23m³, 210m² of Si area, 10.7M channels

